

WHAT IS CLAIMED IS:

- Sud 5 AD*
1. A method for collecting statistics on data, comprising the steps of:
receiving on an input input data in a first data domain;
converting received input data with a data converter from the first
domain to a second domain different from the first domain;
determining with a statistical processor statistical information from the
output of the data converter; and
allowing external access through an output interface to the output of the
statistical processor.
 2. The method of Claim 1, wherein the step of converting operates in the
time domain.
 3. The method of Claim 1, wherein the step of determining with the
statistical processor provides processed statistical output information in the second data
domain.
 4. The method of Claim 1, wherein the step of converting with the data
converter operates in the time domain and further comprising the step of receiving the
converted data in the second domain from the data converter in the time domain with a
time domain/frequency domain converter and converting the received data to frequency
domain data in accordance with a predetermined frequency domain conversion
algorithm and wherein the step of determining with the statistical processor is operable
to obtain statistical information from the output of the time domain/frequency domain
converter for processing thereof.
 5. The method of Claim 4 and further comprising multiplexing with a
multiplexer the operation of the step of determining with the statistical processor to

select either the output of the data converter or the output of the time domain/frequency domain converter.

6. The method of Claim 1 and further comprising storing in memory at least a portion of the processed obtained statistical information.

7. The method of Claim 1, wherein:

the step of converting with the data converter is operable to convert the received input data in the first domain to a second domain at a first data width to provide a first amount of data; and

5 the step of determining with the statistical processor is operable to generate a second and lesser amount of data than the output of the data converter as a result of processing thereby of the obtained statistical information.

8. The method of Claim 1, wherein the first domain is an analog data domain and the second domain is a digital data domain.

9. The method of Claim 8, wherein the step of converting with the data converter has an output in the digital domain of a first data width and an associated data transfer rate and the output interface has a second data width less than the first data width.

10. The method of Claim 9, wherein the step of interfacing provides a serial output interface.

11. The method of Claim 1 and further comprising the steps of:
providing a dedicated output indicative of information regarding the processing by the step of determining with the statistical processor; and

5 step of determining with the statistical processor operable to generate an indication for output on the dedicated output.

X3
12. The method of Claim 1, wherein the step of converting with the data converter provides samples at a predetermined sample rate and the step of determining with the statistical processor operates on a dataset of the samples as the obtained statistical information.

13. The method of Claim 12, wherein the samples in the dataset are adjacent and consecutive.

14. The method of Claim 12, wherein the samples in the dataset are quasi-periodic.

15. The method of Claim 1, wherein the step of determining with the statistical processor is further operable to process the obtained statistical information in accordance with a predetermined processing algorithm to provide processed statistical information.

16. The method of Claim 15, wherein the step of determining with the statistical processor is operable to process the obtained statistical information to determine if the underlying data has an unnatural pattern associated therewith.

17. The method of Claim 16, wherein the step of interfacing includes the step of outputting a signal indicative of the presence of an unnatural pattern.

18. The method of Claim 1, wherein the step of converting with the data converter provides data at a first sample rate and the step of determining with the

statistical processor provides an output at a second data rate lower than the first sample rate.

19. The method of Claim 18, wherein the step of determining with the statistical processor is operable to operate on less than all data samples output by the step of converting with the data converter.

20. The of Claim 19, wherein the less than all data samples comprises every jth sample, j greater than one.

21. The method of Claim 1, wherein the step of converting with the data converter operates in the time domain and further comprising the step o f processing with a post processor to further process the output of the data converter in accordance to a predetermined processing algorithm.

22. The method of Claim 21, and further comprising for multiplexing with a multiplexer the operation of the statistical processor to select either the output of the data converter or the output of the post processor.

23. The method of Claim 1, wherein the step of determining with the statistical processor includes the step of determining the completion of a statistical operation and the output interface is operable to provide as an output an indication of such completion.

24. The method of Claim 23, wherein the step of interfacing is operable to output data and the indication is embedded within the output data as an addendum thereto.

25. The method of Claim 23, wherein the completion of the statistical operation comprises determining the presence of an unnatural pattern.

HJ
26. The method of Claim 1, wherein the step interfacing allows external access to the output of the data converter.

27. An integrated circuit, comprising:
an input for receiving input data in a first data domain;
a data converter for converting received input data from said first domain
to a second domain different from said first domain;

WJZ
a statistical processor for determining statistical information from the
output of said data converter; and
an output interface for allowing external access to the output of said
statistical processor.

28. The integrated circuit of Claim 27, wherein said data converter operates
in the time domain.

29. The integrated circuit of Claim 27, wherein the statistical processor
provides processed statistical output information in said second data domain.

30. The integrated circuit of Claim 27, wherein said data converter operates
in the time domain and further comprising a time domain/frequency domain converter
that is operable to receive the converted data in said second domain from said data
converter in the time domain and convert the received data to frequency domain data in
accordance with a predetermined frequency domain conversion algorithm and wherein
said statistical processor is operable to obtain statistical information from the output of
said time domain/frequency domain converter for processing thereof.

31. The integrated circuit of Claim 30 and further comprising a multiplexer
for multiplexing the operation of said statistical processor to select either the output of
said data converter or the output of said time domain/frequency domain converter.

32. The integrated circuit of Claim 27 and further comprising a memory for
storing at least a portion of the processed obtained statistical information.

33. The integrated circuit of Claim 27, wherein:

said data converter is operable to convert the received input data in said first domain to a second domain at a first data width to provide a first amount of data; and

5

said statistical processor is operable to generate a second and lesser amount of data than the output of said data converter as a result of processing thereby of said obtained statistical information.

34. The integrated circuit of Claim 27, wherein said first domain is an analog data domain and said second domain is a digital data domain.

35. The integrated circuit of Claim 34, wherein said data converter has an output in the digital domain of a first data width and an associated data transfer rate and said output interface has a second data width less than said first data width.

36. The integrated circuit of Claim 35, wherein said output interface provides a serial output interface.

37. The integrated circuit of Claim 27 and further comprising:
a dedicated output indicative of information regarding the processing by said statistical processor; and

5 said statistical processor operable to generate an indication for output on said dedicated output.

38 The integrated circuit of Claim 27, wherein said data converter provides samples at a predetermined sample rate and said statistical processor operates on a dataset of said samples as said obtained statistical information.

39. The integrated circuit of Claim 38, wherein said samples in said dataset are adjacent and consecutive.

40. The integrated circuit of Claim 38, wherein said samples in said dataset are quasi-periodic.

41. The integrated circuit of Claim 27, wherein said statistical processor is further operable to process said obtained statistical information in accordance with a predetermined processing algorithm to provide processed statistical information.

42. The integrated circuit of Claim 41, wherein said statistical processor is operable to process said obtained statistical information to determine if the underlying data has an unnatural pattern associated therewith.

43. The integrated circuit of Claim 42, wherein said output interface includes means for outputting a signal indicative of the presence of an unnatural pattern.

44. The integrated circuit of Claim 27, wherein said data converter provides data at a first sample rate and said statistical processor provides an output at a second data rate lower than said first sample rate.

45. The integrated circuit of Claim 44, wherein said statistical processor is operable to operate on less than all data samples output by said data converter.

46. The method of Claim 45, wherein said less than all data samples comprises every jth sample, j greater than one.

47. The method of Claim 27, wherein said data converter operates in the time domain and further comprising a post processor for further processing the output of said data converter in accordance to a predetermined processing algorithm.

48. The method of Claim 47, and further comprising a multiplexer for multiplexing the operation of said statistical processor to select either the output of said data converter or the output of said post processor.

49. The method of Claim 27, wherein said statistical processor includes means for determining the completion of a statistical operation and said output interface is operable to provide as an output an indication of such completion.

50. The method of Claim 49, wherein said output interface is operable to output data and said indication is embedded within said output data as an addendum thereto.

51. The method of Claim 50, wherein said completion of said statistical operation comprises determining the presence of an unnatural pattern.

52. The method of Claim 27, wherein said output interface allows external access to the output of said data converter.